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Abstract. This work reports a theoretical and experimental study of 4H-SiC JFET threshold voltage 
as a function of substrate body bias, device position on the wafer, and temperature from 25 °C 
(298K) to 500 °C (773K). Based on these results, an alternative approach to SPICE circuit 
simulation of body effect for SiC JFETs is proposed. 
Introduction 
Over the past few years, significant progress has been made in the development of increasingly 
capable very high-temperature integrated circuits (ICs) that could benefit a variety of aerospace, 
automotive, and energy production systems. For example, elsewhere at this conference it is reported 
that a 4H-SiC Junction Field Effect Transistor (JFET) IC with two levels of metal interconnection 
has demonstrated 500 °C electrical operation in excess of 3000 hours [1]. Increasingly accurate and 
accessible IC design and simulation tools for such extreme temperatures are clearly relevant to 
further technology development and application adoption. Towards this end, this work reports a 
theoretical and experimental comparison study of 4H-SiC JFET threshold voltage (VT) as a function 
of substrate body bias (VS) and temperature (T) from 25 °C (298K) to 500 °C (773K). 
Experiment 
Fig. 1 schematically depicts the cross-section of 
the long-channel (gate-length LG = 6µm) 4H-SiC 
epilayer JFET structure studied. Key structural 
terms illustrated in Fig. 1 include  gate and 
substrate pn junctions, n-channel epilayer 
thickness tc and doping NDC, and sub-channel 
epilayer doping NAS. Experimental procedures 
used for device fabrication, pre-dicing wafer 
probe mapping of JFET VT, and high temperature 
packaging and testing are described in [1,2].  
Theory. Under one-dimensional depletion 
approximation [3], the depletion depth xn on the 
n-side of a pn step-type junction with built-in 
voltage Vbi under applied pn junction bias VA is: 
 x! =    !!!! !!!! !!!!! V!" − V! = K! V!" −   V!           (1) 
 
NA and ND are junction p-type and n-type layer doping densities, εs is 4H-SiC dielectric constant, q 
is the electron charge constant, and junction n-side depletion constant Kn defined as: 
 
Fig. 1. JFET Cross-sectional diagram. 
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 K! =    !!!! !!!! !!!!!          (2) 
 
When the JFET gate bias VG is at threshold voltage VT, the gate and substrate pn junction depletion 
depths extending into the n-channel (xnG and xnS) merge together to effectively remove carriers 
(electrons) from the entire doped n-channel thickness beneath the p+ gate. At threshold therefore, 
the sum of the gate and substrate junction n-side depletions approximates the n-channel thickness tc: 
   t! ≅ x!" + x!" =   K!" V!"# −   V! +   K!" V!"# −   V!      (3) 
 
where VS is the applied substrate junction bias. Solving Eq. 3 for VT: 
 V! = V!"# − !!!!" ! + !!!!!"!!"! V!"# − V! − !!"!!" ! V!"# − V!     (4) 
 
By defining VT0 = VT at VS = 0, Eq. 4 can be re-expressed as: 
 
 V! = V!" + !!!!!"!!"! V!"# − V! −    V!"# +    !!"!!" ! V!     (5) 
 
Measured Results. Consistent with results 
from our previous study of a different 4H-SiC 
JFET IC wafer [2], the magnitude of VT on this 
wafer increased proportional to the square of 
radial distance (r) from the wafer center (Fig. 2, 
blue). Secondary Ion Mass Spectroscopy (SIMS) 
analysis was performed (by Evans Analytical 
Group, www.eag.com) on two diced 3mm x 3mm 
die taken from differing radial wafer locations 
with significantly different measured JFET VT. 
The Fig. 3 SIMS results indicate that n-epilayer 
thickness variation is primarily responsible for 
the wafer position variation of VT. Given 
position-invariant 1.0 x 1017 cm-3 n-channel 
epilayer doping NDC evidenced by Fig. 3 SIMS 
data, Eq. 3 can extract n-epilayer thickness tc as a 
function of r (Fig. 2, red), which like VT exhibits 
y = a*r2 + b general behavior. However, it should be noted that variation in p-type sub-channel 
doping NAS at/below SIMS aluminum detection floor (~ 3 x 1015 cm-3) could slightly affect VT 
(~2 V, as seen in Fig. 4). A JFET diced from a different wafer location was custom-packaged for 
high temperature oven electrical testing [2]. 
Comparison with Theory. Fig. 4 plots theoretical VT vs. VS curves (lines) calculated via Eq. 4 
using both Fig. 3 SIMS profiles assuming three different sub-channel doping densities (NAS = 1, 2, 
and 3 x 1015 cm-3). Good agreement with VT experimentally measured on corresponding JFETs 
(plotted as symbols) is obtained. Fig. 5 compares measured (symbols) and theoretical (lines) VT at 
VS = 0V, -15V, and -25V from 25 °C to 500 °C from the high-temperature packaged JFET. The VT 
temperature dependence arises from junction built-in voltage VbiG and VbiS temperature dependence. 
Fig. 5 theoretical VT approximations fall within 15% of measured VT, which is reasonable 
agreement considering uncertainty in NAS and tc for this device that was not SIMS profiled. 
SPICE Model. As SPICE [4,5] is the most broadly available electrical circuit simulation/design 
program, it is important to implement reasonably accurate and accessible SPICE models for 4H-SiC 
JFET electrical behavior.  To ensure that such models can run on all variants of SPICE software, 
 
Fig. 2. Measured VT (blue) and extracted tc 
(red) vs. r from 25 °C wafer probe map data. 
The wafer center is Die 13,13.  
 this modeling should be implemented using baseline-version SPICE device models. However, the 
baseline SPICE JFET model makes no provision whatsoever for body bias effect. Therefore, the 
baseline SPICE NMOS model, which importantly includes body bias effect, is instead chosen for 
first-order SPICE modeling of 4H-SiC JFET electrical behavior. It is important to note that this 
NMOS modeling approach is only valid so long as gate and substrate junctions do not become 
forward biased (which would draw substantial gate/substrate junction current in a physical JFET 
not accounted for in the NMOS SPICE model). While this general approach was previously used 
for 6H-SiC JFET SPICE modeling [6], this previous work did not study body bias effect. Eq. 6 
shows the baseline SPICE NMOS body effect model formula for VT as a function of VS in terms of 
baseline SPICE NMOS model parameters PHIB, VTO, and GAMMA [4,5]. 
 𝑉! = 𝑉𝑇𝑂 + 𝐺𝐴𝑀𝑀𝐴 2 ∙ 𝑃𝐻𝐼𝐵 − 𝑉! −    2 ∙ 𝑃𝐻𝐼𝐵      (6) 
 
Comparison of Eq. 5 to Eq. 6 readily reveals that 
they have the same mathematical form except for 
the linear VS term residing at the end of Eq. 5. 
For SiC epitaxial JFET IC designs of interest (i.e., 
those that approximate Fig. 1 with |VS| < 50V), 
the linear VS term is numerically the smallest 
term of Eq. 5.  
Table I shows two proposed mappings for 
substituting 4H-SiC JFET physical parameters 
directly into the Eq. 6 SPICE NMOS body effect 
model. Parameter Map #1 is obtained by directly 
mapping Eq. 5 terms into obviously 
corresponding Eq. 6 terms while completely 
neglecting the linear VS term at the end of Eq. 5. 
Map #2 features a mathematically adjusted 
GAMMA that approximates the impact of the 
linear VS term at the  end of Eq. 5 within the form 
of  Eq. 6. The  VT vs. VS  plots of  Fig. 6 compare  
 
Fig. 3. SIMS of JFET epilayers at two locations 
on the wafer. 
 
 
Fig. 4. Theoretical (lines, calculated via 
Eq. 4) and measured (symbols) JFET VT 
vs. VS for die characterized by SIMS. 
 
Fig. 5. Theoretical (lines) and measured 
(symbols)  temperature  dependence  of  
JFET VT at VS = 0V, -15V, and -25V. 
 Table I. Parameters for SiC JFET body effect modeling. 
SPICE NMOS 
Parameter [4] 
JFET Parameter  
Map #1 
JFET Parameter 
Map #2 
VT0 VT0 VT0 
PHIB 0.5 VbiS 0.5 VbiS 
GAMMA 
2t!K!"K!"!  K!"K!"! 2t! −   K!"  
 
these two SPICE Eq. 6 approximations against the full 
Eq. 5 body effect theory for the two Fig. 3 SIMS 
devices. As seen in Fig. 6, improved agreement with 
Eq. 5 is obtained for Parameter Map #2. 
It is important to note that the NMOS model will 
crash baseline-version SPICE software when the SPICE 
TEMP (temperature) parameter exceeds ~300 °C. This 
fact precludes direct use of TEMP=500 input with 
baseline-version SPICE to simulate 500 °C JFET 
behavior starting from a 27 °C (SPICE default TEMP) 
NMOS model [6]. Therefore, a different/unique “500 °C” NMOS model (with parameters adjusted 
to match 500 °C JFET behavior) must be run with TEMP=27 to carry out baseline-version SPICE 
simulations of 500 °C circuits. This approach to SPICE modeling the full characteristics of 4H-SiC 
JFETs and circuits for temperatures up to 500 °C will be presented in more detail in future work. 
Summary 
This work has derived and experimentally verified equations for modeling the body/substrate bias 
effect of 4H-SiC n-channel epilayer JFETs over a wide range of temperature and substrate bias. 
Parameters for using the baseline-version SPICE NMOS transistor model for simulating 4H-SiC 
JFET body bias behavior have been described. This study has also ascertained that n-channel 
epilayer thickness variation (not doping variation) is responsible for the observed increase in VT as a 
function of the radial distance from the center of the experimental 76mm diameter wafer. 
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Fig. 6. Comparison of VT vs. VS 
calculated for Fig. 3 SIMS JFETs at 
T= 25 °C. Black solid lines are Eq. 5, 
while colored/dashed use the Eq. 6 
with parameter maps listed in Table I.    
